



## 9th Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS) 2014

May 6 - 8, 2014  
Santorini, Greece  
(<http://www.dtis2014.teiath.gr>)

### Session Timetable

	Tuesday 6/5	Wednesday 7/5	Thursday 8/5
08:30-09:00	Registration & Opening	Registration	Registration
09:00-10:00	Keynote 1	Keynote 2	Keynote 3
10:00-10:30	Coffee Break & PS1	Coffee Break & PS2	Coffee Break
10:30-11:00			NS6
11:00-12:30	NS1    SS1	SS3    NS4	
12:30-14:00	Lunch	Lunch	Lunch
14:00-15:30	NS2	SS4    NS5	SS5    SS6
15:30-16:00	Coffee Break	Social Event	Closing
16:00-17:30	SS2    NS3		

NS1: Security and Fault Simulation  
NS2: New Technologies  
NS3: Online Testing  
NS4: Test  
NS5: Design  
NS6: Analog & FPGA

SS1: Emerging Resistive Memories Technologies  
SS2: Bio-electronic Interfaces  
SS3: Hardware Security and Trust  
SS4: Modelization of laser-based attacks for design-time security analysis  
SS5: Recent Advances in SAT-based ATPG  
SS6: Design and Test Methods for Emerging Technologies



## **DTIS 2014 Foreword**

On behalf of the Steering, Organizing and Program Committees, we would like to welcome you to the International Conference on Design and Technology of Integrated systems in nanoscale era (DTIS) 2014, an event devoted to presenting and discussing scientific trends, emerging results, hot topics, and practical applications in the area of design and technology of integrated systems.

DTIS 2014 is the 9th edition of this conference and is held in Santorini island, Greece. Santorini is essentially what remains after an enormous volcanic explosion that destroyed the earliest settlements on a formerly single island, and created the current geological caldera. The capital, Fira, clings to the top of the cliff looking down on the lagoon. The island is the site of one of the largest volcanic eruptions in recorded history: the Minoan eruption (sometimes called the Thera eruption), which occurred some 3600 years ago at the height of the Minoan civilization. The eruption may have led to the collapse of the Minoan civilization on the island of Crete, 110 km to the south, through a gigantic tsunami. Another popular theory holds that the Thera eruption is the source of the legend of Atlantis.

DTIS 2014 starts on Tuesday, May 6th, implements a three-day technical program, together with an attractive social event, and ends on Thursday, May 8th. The conference technical program consists of three keynote addresses, scientific paper presentations, special sessions and two poster sessions. DTIS received a large number of contributions from all over the world. An electronic version of the formal proceedings has been included in a flash memory that will be distributed to conference attendees.

DTIS2014 is the achievement of the contributions by many volunteers, who give generously their time to contribute to the success of the symposium. We would like to thank all of them for their efforts.

We are confident that you will find DTIS2014 a productive and exciting experience, and would like to welcome you in Santorini.

**Ioannis Voyiatzis**  
DTIS 2014 General Chair

**Paolo Prinetto**  
DTIS 2014 Program Chair

**M. Renovell & M. Masmoudi**  
DTIS 2014 General Vice-Chairs

**Giorgio Di Natale**  
DTIS 2014 Program Vice-Chair

## Tuesday May 6

**08:30 - 08:45**    **Registration**

**08:45 – 09:00**    **Opening Session**

**09:00 – 10:00**    **Keynote #1**

*Towards Resilient Cyber-Physical Systems: The ADREAM Project*

*Jean ARLAT (LAAS-CNRS - France)*

*Chair: Michel Renovell, LIRMM - France*

**10:00 – 11:00**    **Coffee Break & Poster Session #1**

*New Floating Inductance Simulator Employing a Single ZC-VDTA and One Grounded Capacitor*

*Arda GUNAY<sup>1</sup>, Hakan KUNTMAN<sup>2</sup> (<sup>1</sup>Yildiz Technical University – Turkey, <sup>2</sup>Istanbul Technical University - Turkey)*

*Easily Verified IP Watermarking*

*Haridimos VERGOS, Anastasios BIKOS (University of Patras - Greece)*

*On the Design of Efficient Modulo  $2^{n+1}$  Multiply-Add-Add Units*

*Costas EFSTATHIOU<sup>1</sup>, Kostas TSOUMANIS<sup>2</sup>, Kiamal PEKMESTZI<sup>2</sup>, Ioannis VOYIATZIS<sup>1</sup> (<sup>1</sup>TEI of Athens – Greece, <sup>2</sup>National Technical University of Athens – Greece)*

*Low Overhead Output Response Compaction in RAS Architectures*

*Ioannis VOYIATZIS, Costas EFSTATHIOU, Cleo SGOUROPOULOU (TEI of Athens – Greece)*

**11:00 – 12:30**    **Special Session on Emerging Resistive Memories Technologies: Opportunities and Challenges**

*Organized by Said Hamdioui (Delft University of Technology - Netherlands)*

*Technology, Modelling and Design Constraints*

*Hassen Aziza (Aix Marseille University - France)*

*Alternative Topologies for Memristor Based Crossbar Memories*

*Georgios, Sirakoulis (Democritus University of Thrace - Greece)*

*Testability and Design for Test for Memristor Based Memories*

*Said Hamdioui (Delft University of Technology - the Netherlands)*

**11:00 – 12:30**    **Security and Fault Simulation**

*Chair: Giorgio Di Natale, LIRMM - France*

*Hardware Implementation of Montgomery Multiplication for Embedded Cryptosystems*

*Mohamed ISSAD<sup>1</sup>, Bachir BOUDRAA<sup>2</sup> (<sup>1</sup>Centre de Développement des Technologies Avancées – Algeria, <sup>2</sup>Université des Sciences et de la Technologie Houari Boumediene - Algeria)*

*Electromagnetic Injection Attacks on Embedded Devices: a Model of Probe-Circuit Power Coupling*

*Diego ALBERTO, Paolo MAISTRI, Regis LEVEUGLE (TIMA Laboratory - France)*

*A Survey on Simulation-based Fault Injection Tools for Complex Systems*  
Giorgio DI NATALE, Maha KOOLI (LIRMM - France)

**12:30 – 14:00 Lunch**

**14:00 – 15:30 New Technologies**

*Chair: Arda Guney, Yildiz Technical University – Turkey*

***An Electrostatically Doped Planar Device Concept***

*Tillmann KRAUSS<sup>1</sup>, Frank WESSELY<sup>2</sup>, Udo SCHWALKE<sup>2</sup>*

*(<sup>1</sup>Technische Universität Darmstadt – Germany, <sup>2</sup>TU Darmstadt – Germany)*

***2nd Generation Bilayer Graphene Transistors for Applications in Nanoelectronics***

*Pia Juliane WESSELY<sup>1</sup>, Udo SCHWALKE<sup>2</sup>*

*(<sup>1</sup>Technische Universitaet Darmstadt – Germany, <sup>2</sup>TU Darmstadt - Germany)*

***Dependence of Annealing Temperature on Cluster Formation During in Situ Growth of CNTs***

*Martin KEYN<sup>1</sup>, Andreas KRAMER<sup>1</sup>, Udo SCHWALKE<sup>2</sup>*

*(<sup>1</sup>Technische Universitaet Darmstadt – Germany, <sup>2</sup>TU Darmstadt - Germany)*

**15:30 – 16:00 Coffee Break**

**16:00 – 17:30 Special Sessions on Bio-electronic Interfaces**

*Organized by Fabien SOULIER (LIRMM - France)*

*Chair: Gildas Leger, IMSE-CNM - Spain*

***Bio-electronic interaction: principle and applications***

*Noelle LEWIS (University of Bordeaux, IMS – France)*

***Bio-impedance spectroscopy: Problems to avoid***

*Eric MCADAMS (INSA- CNRS, Lyon – France)*

***MicroElectrode Array (MEA), a way to access to the Neural code for in-vitro and in-vivo applications, principle and fabrication.***

*Lionel ROUSSEAU, Gaëlle LISSORGUES (ESIEE Paris – France)*

**16:00 – 17:30 Online Testing**

*Chair: Lorena Anghel, TIMA - France*

***Linking Aging Measurements of Health-Monitors and Specifications for Multi-Processor SoCs***

*Hans KERKHOFF, Jinbo WAN, Yong ZHAO*

*(University of Twente – Netherlands)*

***Accurate Multiplexed Test Structure for Transistor Threshold Voltage Difference Extraction***

*Loic WELTER<sup>1</sup>, Philippe DREUX<sup>1</sup>, Jean Michel PORTAL<sup>2</sup>, Hassen AZIZA<sup>2</sup>*

*(<sup>1</sup>STMicroelectronics – France, <sup>2</sup>IM2NP – France)*

***Accumulator-based Self-Adjusting Output Data Compression for Embedded Word-Organized DRAMs***

*Ioannis VOYIATZIS, Costas EFSTATHIOU, Cleo SGOUROPOULOU*

*(TEI of Athens - Greece)*

## Wednesday May 7

### 09:00 – 10:00 **Keynote #2**

#### ***Addressing Trends & Challenges in Emerging Technology Nodes***

*Yervant ZORIAN (Synopsys Inc – USA)*

*Chair: Giorgio Di Natale, LIRMM - France*

### 10:00 – 11:00 **Coffee Break & Poster Session #2**

#### ***A Web EDA Tool for the Automatic Generation of Synthesizable VHDL Architectures for a Rapid Design Space Exploration***

*Minas DASYGENIS (University of Western Macedonia - Greece)*

#### ***Radio Network Optimisation Using Simulated Annealing***

*Khrouf Mohamed BECHIR, Maaloul HENDA*

*(Telecom, Service & Computer Science Engineering - Tunisia)*

#### ***Slack Removal for Enhanced Reliability and Trust***

*Samah SAEED<sup>1</sup>, Abishek RAMDAS<sup>2</sup>, Ozgur SINANOGLU<sup>3</sup>*

*(<sup>1</sup>Polytechnic Institute of New York University - USA, <sup>2</sup>Qualcomm, San Diego, CA - USA, <sup>3</sup>NYU-Abu Dhabi - United Arab Emirates)*

### 11:00 – 12:30 **Special Session on Hardware Security and Trust**

*Organized by Ozgur SINANOGLU*

*(NYU-Abu Dhabi - United Arab Emirates)*

*Chair: Ioannis Voyiatzis, TEI of Athens - Greece*

#### ***Design-for-Trust Techniques***

*Ozgur SINANOGLU (NYU-Abu Dhabi – United Arab Emirates)*

#### ***Delay Constraint Enumeration Assisted Modeling of Arbiter PUF***

*Hitesh KAPOOR, Rajat Subhra CHAKRABORTY, and Debdeep*

*MUKHOPADHYAY*

*(Indian Institute of Technology – India)*

#### ***Investigating Large Integer Arithmetic on Intel Xeon Phi SIMD Extensions***

*Anastasis KELIRIS, Michail MANIATAKOS*

*(NYU-Abu Dhabi – United Arab Emirates)*

### 11:00 – 12:30 **Test**

*Chair: Ioana Vatajelu, Politecnico di Torino, Italy*

#### ***ATPG for Transition Faults of Pipelined Threshold Logic Circuits***

*Ashok Kumar PALANISWAMY, Spyros TRAGOUDAS, Themistoklis*

*HANIOTAKIS (Southern Illinois University Carbondale - USA)*

#### ***Stuck-at Fault Diagnosis in Scan Chains***

*Helen-Maria DOUNAVI, Yiorgos TSLATOUHAS*

*(University of Ioannina - Greece)*

### 12:30 – 14:00 **Lunch**

**14:00 – 15:30 Special Session on Modelization of laser-based attacks for design-time security analysis of integrated systems**

*Organized by Regis LEVEUGLE (TIMA Laboratory - France)*

*Chair: Costas Efstathiou, TEI of Athens, Greece*

***Brief introduction to the context***

*Regis LEVEUGLE (TIMA Laboratory - France)*

***Laser attacks on integrated circuits: from CMOS to FDSOI***

*Jean-Max DUTERTRE<sup>1</sup>, Stephan DE CASTRO<sup>1</sup>, Alexandre SARAFIANOS<sup>2</sup>, Noemie BOHER<sup>3</sup>, Bruno ROUZEYRE<sup>4</sup>, Mathieu Lisart<sup>2</sup>, Joel DAMIENS<sup>3</sup>, Philippe CANDELIER<sup>3</sup>, Marie-Lise FLOTTES<sup>4</sup> and Giorgio DI NATALE<sup>4</sup>  
(<sup>1</sup>ENSM.SE – France, <sup>2</sup>STMicroelectronics, Rousset – France, <sup>3</sup>STMicroelectronics, Crolles – France, <sup>4</sup>LIRMM – France)*

***Layout-Aware Laser Fault Injection Simulation and Modeling: from physical level to gate level***

*Feng LU<sup>1</sup>, Giorgio DI NATALE<sup>1</sup>, Marie-Lise FLOTTES<sup>1</sup>, Bruno ROUZEYRE<sup>1</sup>, Guillaume HUBERT<sup>2</sup>  
(<sup>1</sup>LIRMM – France, <sup>2</sup>ONERA – France)*

***On error models for RTL security evaluations***

*Pierre VANHAUWAERT<sup>1</sup>, Paolo MAISTRI<sup>1</sup>, Regis LEVEUGLE<sup>1</sup>, Athanasios PAPADIMITRIOU<sup>2</sup>, David HELY<sup>2</sup>, Vincent BEROULLE<sup>2</sup>  
(<sup>1</sup>TIMA – France, <sup>2</sup>Univ. Grenoble Alpes – France)*

**14:00 – 15:30 Design**

*Chair: Maha Kooli, LIRMM - France*

***Generation and Validation of Multioperand Carry Save Adders from the Web***

*Minas DASYGENIS (University of Western Macedonia - Greece)*

***Evaluation of Image Deblurring Algorithms for Real-Time Applications***

*Marco INDACO, Daniele ROLFO, Pascal TROTTA, Airo Farulla GIUSEPPE, Russo LUDOVICO (Politecnico di Torino - Italy)*

***An Inter-Processor Communication Interface for Data-Flow Centric Heterogeneous Embedded Multiprocessor Systems***

*Luca CASSANO<sup>1</sup>, Dario COZZI<sup>3</sup>, Dirk JUNGWELTER<sup>3</sup>, Sebastian KORF<sup>3</sup>, Jens HAGEMeyer<sup>3</sup>, Mario PORRMANN<sup>3</sup>, Cinzia BERNARDESCHI<sup>1</sup>  
(<sup>1</sup>University of Pisa – Italy, <sup>2</sup>Politecnico di Milano – Italy, <sup>3</sup>Bielefeld University - Germany)*

**15:30 – 17:30 Social Event**

## Thursday May 8

### Registration

09:00 – 10:00

#### Keynote #3

*System Physician on Chip (SPOC): Dynamic Adaptation for Resilient Integrated Circuits and Systems*

*Krish Chakrabarty (Duke University – USA)*

*Chair: Paolo Prinetto, Politecnico di Torino, Italy*

10:00 – 10:30

#### Coffee Break

10:30 – 12:30

#### Analog and FPGA

*Chair: Michel Renovell, LIRMM, France*

*Low Voltage Analog Readout Channel based on Gain-Boosted Amplifiers*

*Juan GOMEZ-GALAN, Rafael LOPEZ-AHUMADA, Trinidad SANCHEZ-RODRIGUEZ, Manuel SANCHEZ-RAYA, Manuel PEDRO, Raul JIMENEZ (University of Huelva - Spain)*

*Power Consumption Analysis for Mesh based FPGA*

*Sonda CHTOUROU<sup>1</sup>, Zied MARRAKCHI<sup>2</sup>, Mohamed ABID<sup>1</sup>, Habib MEHREZ<sup>3</sup>*

*(<sup>1</sup>University of Sfax – Tunisia, <sup>2</sup>Flexras Technologies Industrial Society – France, <sup>3</sup>University of Pierre and Marie Curie - France)*

*Doubly-Segmented Current-Steering DAC Calibration*

*Gildas LEGER (IMSE-CNM - Spain)*

*Exploration and Optimization of Heterogeneous Interconnect Fabric of 3D Tree-based FPGA*

*Zied MARRAKCHI, Vinod PANGRACIOUS, Habib MEHREZ (University of Pierre and Marie Curie – France)*

12:30 – 14:00

#### Lunch

14:00 – 15:30

#### Special Sessions on Recent Advances in SAT-based ATPG: Non-Standard Fault Models, Multi Constraints and Optimization

*Organized by Bernd BECKER<sup>1</sup>, Rolf DRECHSLER<sup>2</sup>*

*(<sup>1</sup>University of Freiburg – Germany, <sup>2</sup>University of Bremen - Germany)*

*Chair: Bernd Becker, University of Freiburg – Germany*

**14:00 – 15:30 Special Session on Design and Test Methods for Emerging Technologies**

*Organized by Aida TODRI-SANIAL<sup>1</sup>, Theocharis THEOCHARIDES<sup>2</sup>, Maria MICHAEL<sup>2</sup>*

*(<sup>1</sup>LIRMM-CNRS - France, <sup>2</sup>University of Cyprus - Cyprus)*

*Chair: Ioannis Voyiatzis, TEI of Athens, Greece*

***Recent Advances in Single- and Multi-Site Test Optimization for DVS-based SoCs***

*Chrysovalantis KAVOUSIANOS<sup>1</sup>, Krishnendu CHAKRABARTY<sup>2</sup>*

*(<sup>1</sup>University of Ioannina – Greece, <sup>2</sup>Duke University – USA)*

***Physical Design and Testing of Nano Magnetic Architectures***

*Giovanna TURVANI, Matteo BOLLO, Riente FABRIZIO, Marco VACCA, Mariagrazia GRAZIANO, Maurizio ZAMBONI*

*(Politecnico di Torino – Italy)*

***3D/ 2.5D Stacked IC Cost Modeling and Test Flow Selection***

*Said HAMDIOUI (Delft University of Technology – Netherlands)*

***Design and Test Methods for Emerging Technologies***

*Mehdi TAHOORI (Karlsruhe Institute of Technology – Germany)*

**15:30 – 16:00 Closing Session**

---

## **DTIS 2014 Committees**

***General Chair: Ioannis Voyiatzis - TEI of Athens, Greece***

***General Vice-Chairs: Michel Renovell - LIRMM, France Mohamed Masmoudi - ENIS, Tunisia***

***Program Chair: Paolo Prinetto - Politecnico di Torino, Italy***

***Program Vice-Chair: Giorgio Di Natale - LIRMM, France***

***Special Session Chair: Elena Ioana Vatajelu - Politecnico di Torino, Italy***

***Publication Chair: Alberto Bosio - LIRMM, France***

***Publicity Chair: Marco Indaco - Politecnico di Torino, Italy***

***Steering Committee:***

***Michel Renovell, LIRMM, France***

***Mohamed Masmoudi, ENIS, Tunisia***

***Said Hamdioui, TUdelft, The Netherlands***

***Patrick Girard, LIRMM, France***

***Ioannis Voyiatzis, TEIA, Greece***

